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Abstract— A 1.2V 5GHz low-cost voltage-controlled oscillator 
(VCO) with active common mode feedback has been 
implemented in a CMOS/RF 90nm technology for a robust I/Q 
generation using a frequency divider-by-2 (DIV2). As the input 
common mode of the DIV2 affects critically its performance, a 
calibration method to correct the output common mode of the 
VCO has been proposed and validated through post-layout 
simulations.  
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I. INTRODUCTION 
Integrated LC voltage-controlled oscillators (VCOs) are 
common functional blocks in modern radio frequency 
communication systems and one of the most critical sub-
systems in the RF section. Its performance often determines 
whether the entire system will meet the specifications or not. 
Current applications in sub-micrometer technologies demand 
wide tuning range VCOs, not only for dealing with 
environment and process variations, but also for multi-
standard and multi-band communication systems [1]. 
In this work, a 1.2V 5GHz low power VCO with active 
common mode feedback has been implemented in a 
CMOS/RF 90nm technology. The VCO includes a circuit to 
sense its output common and correct it through an external 
reference signal. The proposed technique allows controlling 
the input common mode of the DIV2 in order to guarantee it 
works correctly.  
The design is a part of a PLL frequency synthesizer 
compliant with the 2.4GHz ZigBee/IEEE 802.15.4 standard 
for low-power low-voltage wireless applications [2]. The 
nominal VCO must operate at twice the frequency of interest 
in the ZigBee standard, that is, between 22.405 and 22.485 
GHz.  
The paper is organized as follows. In Section II, the VCO 
design and methodology is presented. In Section III is exposed 
the technique to control the output common mode of the VCO 
and the simulation results. Finally, Section IV summarizes the 
conclusions of this work. 
II. LC-VCO DESIGN 
The block diagram depicted in Fig. 1 shows the VCO with 
its real load, a divider-by-2 (DIV2) which performs the 
required frequency division for complex modulation in the 
ZigBee standard. 
 
 
Figure 1.  Block diagram of the oscillator and frequency divider system for 
accurate low-cost I/Q generation. 
 
The target specifications of the proposed VCO are 
basically determined by the ZigBee requirements. This 
standard defines a tuning bandwidth of 80MHz@2.4GHz and 
a minimum phase noise of -72dBc/Hz and -86dBc/Hz at 
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1MHz and 5MHz offsets from the carrier, all with low power 
consumption. In addition, the VCO should have a minimum 
common-mode and differential amplitude to guarantee a 
correct operation of the divider-by-2, which is shown in Fig. 2. 
The VCO schematic is shown in Fig. 2(a). It uses the well 
known differential complementary LC-VCO topology [3]-[5] 
with cross-coupled negatives resistances. An advantage of this 
topology against NMOS or PMOS single-cross-coupled 
configurations is that the oscillation amplitude is always 
limited by the supply voltage. An additional advantage is that 
it is possible to obtain a double negative resistance with the 
same current level, hence reducing the power consumption. 
Also the bias current Ipol is an extra variable which can adjust 
slightly the frequency range, phase noise, etc. 
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Figure 2.  (a) CMOS complementary LC-VCO topology. (b) equivalent 
model of the tank. 
The relationships between the tank elements and the small-
signal transistor parameters are given by, 
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where CL is the output load capacitance (DIV2), and CPMOS 
and CNMOS are the capacitive parasitic associated to the cross-
coupled transistors. The parallel resistance of the tank Rtank is 
in the order of the equivalent parallel resistance of the inductor 
RpL, and the total capacitance of the tank Ctank is controlled 
through the varactor capacitance Cvar and a MIM capacitor 
arrays capacitance Cmim. 
Additional constraints are established by the maximum 
and minimum tuning range,  
 1 1,2 2min maxL C L Ctank tank tank tank
max min 
   
The active part of the tank has been designed in the 
current-limited regime [6]-[7] considering a minimum 
oscillation amplitude of 0.6V for a proper operation of the 
divider-by-2. The active elements and the tank sizes as the 
oscillation start-up requires that, g Ractive tank , where the 
minimum safety factor chosen was 3.The amplitude of the 
tank is related with the parallel resistance of the tank 
byV I Rtank pol tank . According to low power consumption 
requirement, the transistors have been chosen to work in 
moderate operation in order to obtain a good gactive/Ipol relation 
(around 10) for low Ipol and high gactive. But, this option implies 
to use low output common mode, being an important point 
because of DIV2 can works incorrectly. Thus, a technique will 
be introduced to avoid this problem which is the motivation of 
this paper. 
A. Passive Selection For Low-Power 
All the previous design requirements are the more 
restrictive considerations in our VCO, as phase noise 
specifications in the ZigBee standard are not very demanding.   
Therefore, a start point of the VCO corresponds to know the 
inductor characteristics in this technology. In this sense, a 
simplified model was used for the inductors characterization 
at 5GHz for the symmetric inductors available in our 
technology. If the frequency (5Ghz) is smaller than self 
resonance frequency of the inductor, then the quality factor of 
the inductor is approximately 
 
RL psQ
R Ls p

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And, if this quality factor is higher that one, then 
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Figure 3.  Inductor model considered  at 5GHz for the characterization of 
the inductors avalaibles. 
 
Fig. 4 shows the simulation results of several inductors 
available in our technology. Inductance, quality factor and 
parallel  resistance of the inductor at 5GHz are represented in 
the figure for metal width w=15µm, considering number of 
turns (n) and inner diameter (D) as variables. 
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   Based on the constraints mentioned, an inductor with 
Lind=2.15nH and a quality factor approximated of 22 was 
chosen as good compromise between high parallel resistance 
and high quality factor, as is shown in the figure. 
 
 
 
Figure 4.  (a) Inductance, (b) quality factor and (c) parallel resistance 
obtained by simulations of the inductors available in the technolgy used 
evaluated at 5GHz. 
 
MOS varactors [8]-[10] in accumulation mode and nominal 
capacitance of 42fF (Q = 53 @5GHz) give a fine tuning of 
around 100MHz. An extra MiM (metal-metal) capacitor array 
controlled by a 3-bit signal B provides an additional coarse 
tuning (up to 500MHz) for dealing with process and 
environment changes. In Fig. 5 is shown the varactors used 
and the programmable MIM capacitor bench for coarse and 
fine tuning respectively 
 
Figure 5.  Varactor and programmable MIM capacitor bench for coarse and 
fine tuning respectively. 
B. Post-Latout Simulations 
Fig. 6 shows the layout of the LC-VCO designed 
(approximately 370x530µm2). SpectreRF were used for post-
layout simulation results after parasitic extraction. This block 
has an average current consumption of 320µA, a sensitivity of 
250MHz/V and centre frequency of 4.9GHz. Fig. 7 shows 
VCO frequency performance with fine and coarse tuning. 
 
 
Figure 6.  VCO layout with symmetrical inductor. 
 
Figure 7.  Fine and coarse tuning of the integrated VCO after layout 
parasitic extraction. 
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III. ACTIVE COMMON MODE FEEDBACK CIRCUIT 
 
The output common mode of the VCO, 
Vocm=(Qp+xQp)/2, is basically defined in DC by the 
threshold and overdrive voltages of the transistors and the 
current source bias of the tank. But, in the steady-state of the 
VCO the output common mode also depend on the VCO 
amplitude of oscillation, since the transistors during the 
steady state enter in different regions of operation, 
introducing nonlinearities in the dynamic. In consequence, in 
steady-state, the common-mode (Vocm) must be designed for 
a right operation of the DIV2 taking in account its amplitude 
dependence. 
Fig. 8 shows a transient simulation of the VCO which 
illustrates this effect. Both Vosc=Qp-xQp (differential output) 
and Vocm are included. Notice that when the oscillator starts, 
the Vocm is reduced. 
 
 
Figure 8.  Transient VCO simulation showing Vosc and Vocm. 
 
This effect could have a significant impact on the block 
following the VCO, the DIV2 in our approach. Thus, a trade-
off between the DIV2 and VCO requirements of the Vocm is 
needed. Considering also temperature variations, mismatch, 
process, etc. and its influence on the Vocm, a technique to 
control the Vocm is required to optimize power consumption 
and performance. 
 
The basic idea to control Vocm is depicted in Fig. 9. A 
simple low power calibration circuit formed by replica branch 
(RB) is used to fix Vocm sensing the common mode reference 
Vcmi. The bias current through RB is scaled down by a factor 
M with respect to VCO core to reduce the power consump-
tion. Ideally, Vocm becomes Vcmrep in DC. Special care 
should be paid in the layout to reduce mismatch between the 
VCO and the calibration circuit. The VCO and its replica are 
biased by two current sources, one fixed and the other 
controlled by the feedback signal to increase or reduce the 
total current to follow Vcmi variations. This strategy makes 
possible to adjust Vocm to the wanted value and avoid that 
DIV works in an inappropriate input common mode. 
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Figure 9.   Output common mode Vocm controlled by a replica circuit with 
feedback in the current source. 
 
 Fig. 10 shows a DC simulation of the calibration circuit  
which validates the proposed technique. Notice that Vcmrep 
follows external reference Vcmi. 
 
 
 
Figure 10.  DC simulation to validate the proposed method. 
 
An amplifier optimized in the range of Vcmi desired was 
designed to implement the calibration. Additionally a bias 
circuit was used. Periodic steady state (PSS) simulations were 
done with SpectreRF in the whole system including the real 
load associated to the divider-by-2 [2], [11]. Fig 11. shows the 
average (or DC) Vocm, Vcmrep results of the PSS simulation 
as a function of the external Vcmi 
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 Figure 11.  DC output of  Vcmrep and Vocm from PSS simulations. 
 
In Fig.12 a transient simulation of the system is presented, 
showing the time evolution of the VCO outputs, Vocm and 
Vcmrep for a given input Vcmi=540mV. 
 
 
Figure 12.  Transient simulation of the system. 
 
IV. CONCLUSIONS 
 
In this work a fully integrated 1.2V 5GHz VCO with 
active common mode feedback circuit has been implemented 
in a 90nm CMOS process.  The proposed calibration method 
adjusts the output common mode (cmo) to the wanted value 
using a simple low-power replica circuit with an feedback 
loop. The cmo controllability allows a significant reduction in 
power consumption in applications, such as I/Q generation 
using a frequency divider-by-2 (DIV2). The proposed method 
has been validated by SpectreRF simulations. 
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